Abstract: 64Mp CIS with 0.5um pixels has been developed with three wafer layers (e.g. top-wafer for PDs and TG TRs, mid-wafer for pixel TRs, and bottom-wafer for the analog and logic circuits). The ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback